

12-10-01

A/Re

Please type a plus sign (+) inside this box → 

PTO/SB/50 (02-01)

Approved for use through 01/31/2004. OMB 0651-0033  
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

JC96 U.S. PTO

12/03/01

## REISSUE PATENT APPLICATION TRANSMITTAL

JC927 U.S. PTO  
10/007288

12/03/01

Address to:

Assistant Commissioner for Patents  
Box Reissue  
Washington, DC 20231

Attorney Docket No.	1100.1138101
First Named Inventor	Wood et al.
Original Patent Number	6,036,872
Original Patent Issue Date (Month/Day/Year)	March 14, 2000
Express Mail Label No.	EL901546446US

APPLICATION FOR REISSUE OF:  
(Check applicable box)



Utility Patent



Design Patent



Plant Patent

## APPLICATION ELEMENTS (37 CFR 1.173)

- Fee Transmittal Form (PTO/ SB/ 56)  
*(Submit an original, and a duplicate for fee processing)*
- Applicant claims small entity status. See 37 CFR 1.27.
- Specification and Claims in double column copy of patent format *(amended, if appropriate)*
- Drawing(s) *(proposed amendments, if appropriate)*
- Reissue Oath/Declaration (original or copy)  
*(37 C.F.R. § 1.175) (PTO/SB/51 or 52)*
- Power of Attorney *(Included in Declaration)*
- Original U.S. Patent currently assigned?  Yes  No  
*(If Yes, check applicable box(es))*
  - Written Consent of all Assignees (PTO/SB/53)
  - 37 C.F.R. § 3.73(b) Statement  
*(PTO/SB/96)*
- CD-ROM or CD-R in duplicate, Computer Program (Appendix) or large table
- Nucleotide and/or Amino Acid Sequence Submission  
*(if applicable, all of the following are necessary)*
  - a.  Computer Readable Form (CFR)
  - b. Specification Sequence Listing on:
    - i  CD-ROM (2 copies) or CD-R (2 copies); or
    - ii  paper
  - c.  Statements verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

10.  Statement of status and support for all changes to the claims. See 37 CFR 1.173 (c).
11.  Original U.S. Patent for surrender
  - Ribboned Original Patent Grant
  - Statement of Loss (PTO/SB/55)
12.  Foreign Priority Claim (35 U.S.C. 119)  
*(if applicable)*
13.  Information Disclosure Statement (IDS)/PTO-1449  Copies of IDS Citations
14.  English Translation of Reissue Oath/Declaration  
*(if applicable)*
15.  Preliminary Amendment
16.  Return Receipt Postcard (MPEP 503)  
*(Should be specifically itemized)*
17. Other: .....  
.....  
.....

## 18. CORRESPONDENCE ADDRESS


Customer Number or Bar Code Label  000128  
*(Insert Customer No. or Attach bar code label here)* or  Correspondence address below

Name			
Address			
City	State	Zip Code	Fax
Country	Telephone		

NAME <i>(Print/Type)</i>	Brian N. Tufte	Registration No. (Attorney/Agent)	38,638
Signature	December 3, 2001		

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Reissue, Washington, DC 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

REISSUE APPLICATION FEE TRANSMITTAL FORM					Docket Number (Optional) 1100.1138101			
Claims as Filed - Part 1								
Claims in Patent		Number Filed in Reissue Application	(3) Number Extra	Small Entity		Other than a Small Entity		
				Rate	Fee	Rate	Fee	
(A) 24	Total Claims (37 CFR 1.16(j))	(B) 31	**** 7 = x \$ ____ =			x \$ 18 =	126.00	
(C) 4	Independent claims (37 CFR 1.16(i))	(D) 9	*5 = x \$ ____ =			x \$ 84 =	420	
Basic Fee (37 CFR 1.16(h)) \$ _____					\$ 740			
Total Filing Fee \$ _____					OR \$ 1,286.00			
Claims as Amended - Part 2								
	(1) Claims Remaining After Amendment		(2) Highest Number Previously Paid For	(3) Extra Claims Present	Small Entity		Other than a Small Entity	
					Rate	Fee	Rate	Fee
Total Claims (37 CFR 1.16(j))	***	MINUS	**	* = x \$ ____ =		x \$ 18 =		
Independent Claims (37 CFR 1.16(i))	***	MINUS	*****	= x \$ ____ =		x \$ 84 =		
Total Additional Fee \$ _____					OR \$ _____			
<p>* If the entry in (D) is less than the entry in (C), Write "0" in column 3.</p> <p>** If the "Highest Number of Total Claims Previously Paid For" is less than 20, Write "20" in this space.</p> <p>*** After any cancellation of claims.</p> <p>**** If "A" is greater than 20, use (B - A); if "A" is 20 or less, use (B - 20).</p> <p>***** "Highest Number of Independent Claims Previously Paid For" or Number of Independent Claims in Patent (C).</p>								
<p><input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27.</p> <p><input type="checkbox"/> Please charge Deposit Account No. _____ in the amount of _____. A duplicate copy of this sheet is enclosed.</p> <p><input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge any additional fees under 37 CFR 1.16 or 1.17 which may be required, or credit any overpayment to Deposit Account No. <u>50-0413</u>. A duplicate copy of this sheet is enclosed.</p> <p><input checked="" type="checkbox"/> A check in the amount of \$ <u>1,286.00</u> to cover the filing / additional fee is enclosed.</p> <p><input type="checkbox"/> Payment by credit card. Form PTO-2038 is attached.</p>								
<b>WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.</b>								
 <hr/> <p>12/3/01 Date</p> <hr/> <p>Signature of Applicant, Attorney or Agent of Record</p> <hr/> <p>Brian N. Tufte, Reg. No. 38,638 Typed or printed name</p>								

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

### STATEMENT UNDER 37 CFR 3.73(b)

Applicant/Patent Owner: R. Andrew Wood et al. / Honeywell Inc.

Application No./Patent No.: 09/052,645 / 6,036,872 Filed/Issue Date: March 31, 1998 / March 14, 2000

Entitled: METHOD OF MAKING A WAFER-PAIR HAVING SEALED CHAMBERS

Honeywell Inc., a corporation,

(Name of Assignee)

(Type of Assignee, e.g., corporation, partnership, university, government agency, etc.)

states that it is:

- the assignee of the entire right, title, and interest; or
- an assignee of less than the entire right, title and interest.  
The extent (by, percentage) of its ownership interest is \_\_\_\_\_ %

in the patent application/patent identified above by virtue of either:

- A.  An assignment from the inventor(s) of the patent application/patent identified above. The assignment was recorded in the United States Patent and Trademark Office at Reel 9165, Frame 0478, or for which a copy thereof is attached.

OR

- B.  A chain of title from the inventor(s), of the patent application/patent identified above, to the current assignee as shown below:

1. From: \_\_\_\_\_ To: \_\_\_\_\_

The document was recorded in the United States Patent and Trademark Office at Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.

2. From: \_\_\_\_\_ To: \_\_\_\_\_

The document was recorded in the United States Patent and Trademark Office at Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.

3. From: \_\_\_\_\_ To: \_\_\_\_\_

The document was recorded in the United States Patent and Trademark Office at Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.

Additional documents in the chain of title are listed on a supplemental sheet.

Copies of assignments or other documents in the chain of title are attached.


[NOTE: A separate copy (i.e., the original assignment document or a true copy of the original document) must be submitted to Assignment Division in accordance with 37 CFR Part 3, if the assignment is to be recorded in the records of the USPTO. See MPEP 302.08]

The undersigned (whose title is supplied below) is authorized to act on behalf of the assignee.

14/06/01  
\_\_\_\_\_  
Date

David Hoiriis

Typed or printed name



Signature

Associate General Counsel and Chief Patent Counsel

Title

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Application of: Wood et al.

Patent No.: 6,036,872  
Serial No.: 09/052,645

Examiner: N. Nguyen

Issued: March 14, 2000  
Filed: March 31, 1998

Group Art Unit: 1763

For: METHOD OF MAKING A WAFER-PAIR HAVING SEALED CHAMBERS

Docket No.: 1100.1138101 (H16-17400)

**OFFER TO SURRENDER UNDER 37 C.F.R. §1.178**

**BOX REISSUE**


U.S. Patent and Trademark Office  
P.O. Box 2327  
Arlington, VA 22202

**CERTIFICATE UNDER 37 C.F.R. 1.10:** The undersigned hereby certifies that this paper or papers, as described herein, are being deposited in the United States Postal Service, "Express Mail Post Office to Addressee" having an Express Mail mailing label number of : EL901546446US, in an envelope addressed to:

U.S. Patent and Trademark Office, P.O. Box 2327, Arlington, VA 22202

on this 3rd day of December, 2001.

By \_\_\_\_\_

  
Jolene Alger

Dear Sir:

The undersigned makes this statement as part of the accompanying reissue application for the reissue of U.S. Patent No. 6,036,872, entitled METHOD OF MAKING A WAFER-PAIR HAVING SEALED CHAMBERS, granted on March 14, 2000 to Woods et al., and declares that Honeywell International, Inc. is now owner by assignment of the entire interest in said original patent and hereby offers to surrender said letters patent.

**Statement By Assignee**

Enclosed is a "STATEMENT UNDER 37 C.F.R. 3.73(b)" establishing the right of the assignee to take action in this reissue.

Date: 11/14/01

David Hoiriis, Associate General Counsel and  
Chief Patent Counsel  
Honeywell International Inc.  
101 Columbia Road  
P.O. Box 2245  
Morristown, NJ 07962-2245

PATENT

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Application of: Wood et al.

Patent No.: 6,036,872  
Serial No.: 09/052,645

Examiner: N. Nguyen

Issued: March 14, 2000  
Filed: March 31, 1998

Group Art Unit: 1763

For: METHOD OF MAKING A WAFER-PAIR HAVING SEALED CHAMBERS

Docket No.: 1100.1138101 (H16-17400)


**STATUS OF CLAIMS AND SUPPORT FOR**  
**CLAIM CHANGES (37 CFR 1.173(C))**

**BOX REISSUE**

U.S. Patent and Trademark Office  
P.O. Box 2327  
Arlington, VA 22202

CERTIFICATE UNDER 37 C.F.R. 1.10: The undersigned hereby certifies that this paper or papers, as described herein, are being deposited in the United States Postal Service, "Express Mail Post Office to Addressee" having an Express Mail mailing label number of : EL901546446US, in an envelope addressed to: U.S. Patent and Trademark Office, P.O. Box 2327, Arlington, VA 22202  
on this 3rd day of December, 2001.

By \_\_\_\_\_

  
Jolene Alger

Sir:

In accordance with 37 CFR §1.173(c)): "Whenever there is an amendment to the claims pursuant to paragraph (b) of this section, there must also be supplied, on pages separate from the pages containing the changes, the status (i.e., pending or cancelled), as of the date of the amendment, of all patent claims and of all added claims, and an

explanation of the support in the disclosure of the patent for the changes made to the claims.”

The status of the claims as a result of the amendment submitted herewith is:

Claims 25-55 have been added.

The support in the disclosure of the patent for the changes made to the claims and for the claims added is as follows:

Claim #	Claim Phrase	Examples of Locations in Specification that disclose the claimed element.
25	A method for making a wafer-pair having deposited layer plugged sealed chambers, comprising:  growing a thermal layer on a first side of a first wafer;	Column 2 lines 10-12: “FIGS. 1a, 1b and 2 show an illustration of a device 10 having a vacuum pump-out port 11 and a deposited plug final vacuum seal 12.”  Column 2 lines 49-51: “A 1000 angstroms of a thermal SiO <sub>2</sub> layer 24 is grown on the front of wafer 13 in FIG. 4B.”
	depositing a nitride layer on the thermal layer;	Column 2 lines 51-53: “A layer 25 of 2000 angstroms of Si <sub>3</sub> N <sub>4</sub> (bottom bridge nitride) is deposited on layer 24 in FIG. 4c.”
	depositing, patterning and removing portions of first metal layer on the nitride layer for a plurality of devices;	Column 2 lines 53-56: “The first metal NiFe (60:40) of a thermocouple is deposited as a 1100 angstrom layer 26 on layer 25 and then first metal layer 26 is patterned with a first mask by ion milling resulting in the layout of FIG. 4d.”
	depositing, patterning and removing portions of a second metal layer on the nitride and first metal layers for the plurality of devices;	Column 2 lines 57-60: “For the second metal of the thermocouple detectors, a thousand angstrom layer 27 of chromium is deposited on layers 25 and 26. Layer 27 in FIG. 4e is patterned with a second mask by ion milling and wet etching.”
	patterning and removing material from the first wafer and layers on the first side of the first wafer and from a second side of the first wafer to make a plurality of pump-out ports through the first wafer and layers on the first wafer;	“Plasma etched vias 32 in FIG 4i for the final etch are patterned and cut with the use of a fifth mask.” (Column 2 line 68 to column 3 line 1).  “Plasma etched pump-out port vias 11 are patterned and cut on layers 23b and 23a of the back of wafer 13 in FIG 4k. There is a KOH etch of the backside of wafer 13 through 90 percent of wafer 13 for port 11 in FIG 4l. Port 11 is completed with an etch through via 32 to the front of wafer 13 as shown in FIG 4m.” (Column 3 lines 6-11).

14  
13  
12  
11  
10  
9  
8  
7  
6  
5  
4  
3  
2  
1

	masking and removing material from a first side of a second wafer to form a plurality of recesses in the first side of the second wafer;	<p>“Pattern and cut via 35 by plasma etching on outside layers 36a and 36b and recess 16 on inside layer 37b of Si<sub>3</sub>N<sub>4</sub> in FIG. 5b.” (Column 3 lines 29-31).</p> <p>“Wafer 14 is removed from the etching fixture and hole 16 is cleared of remaining SiO<sub>2</sub> layer 37a in FIG. 5d by buffered oxide etch.” (Column 3 lines 35-37).</p> <p>“Nitride and oxide mask layers 36a, 36b, 37a, and 37b are stripped from wafer 14.” (Column 3 lines 39-41).</p>
	forming a sealing ring on the first side of the second wafer around each of the plurality of recesses; and	“A solder ring pattern is applied to the inside surface encircling recess 16, by using a laminated Riston process for lift-off. Five hundred angstroms of Ti, 2000 angstroms of Ni and 500 angstroms of Au of adhesion metals 39 are deposited in an E-beam evaporator. A five micron layer 40 of InPb (10:90) solder is deposited onto adhesion metals 39 in the thermal evaporator. The Riston mask is lifted off and the field SiO <sub>2</sub> in BOE etched off resulting in solder ring 18 in FIG. 5f.” (Column 3 lines 41-50).
	positioning the first side of the first wafer next to the first side of the second wafer; and wherein:	“Wafers 13 and 14 of FIG. 6a are aligned in a bonding cassette using 0.002 inch spacers between the wafers.” (Column 3 lines 58-60).
	each sealing ring is in contact with at least one of the layers on the first side of the first wafer;	“Wafers 13 and 14 are pressed together in FIG. 6b, with about 400 pounds of pressure.” (Column 3 lines 62-63)
	each recess of the plurality of recesses results in a chamber containing at least one device of the plurality of devices;	<p>In describing Figures 1a, 1b, and 2, “Cavity 16 is the chamber that contains an array 17 of detectors on the surface of wafer 13 and detects radiation which may come through an anti-reflective coated silicon window of top cap 14.” (Column 2 lines 17-20.) Further, a plurality of such recesses are shown in Figure 3: “FIG. 3 shows a wafer 20 having multiple chips 10 having a wafer-to-wafer sealing of the same material for multiple cavities.” (Column 2 lines 28-30).</p> <p>Further, in describing a nearly finished product, “Wafer 20 may be cut into individual chips 10, each having its own sealed chamber 16 enclosing detectors 17.” (Column 4 lines 15-17)</p>
	each sealing ring encloses at least one pump-out port of the plurality of pump-out ports; and	<p>As shown in Figures 1a and 1b. As noted in Column 2 lines 3</p> <p>0-31, “Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11.” Column 3 lines 42-50 note that a solder ring pattern (a sealing ring) encircles the recess. Column 4 lines 15-17 notes that each chip has its own sealed chamber.</p>
	the first and second wafers are effectively a	“Wafers 13 and 14 are adhered together at a solder seal ring 15.” (Column 2 lines 15-16).

H 9 9 9 9 9 9 9 9 9 9 9

	bonded together set of wafers.	<p>“The present wafers 13 and 14, after bonding and sealing, may be sawed into individual chips without breakage since the sealed top cap protects the fragile microstructure devices 17. Further, the plug will not be disturbed since it is a deposited layer 12 rather than some dislodgable solder ball or plug.” (Column 2 lines 37-42)</p> <p>“The aligned wafer pair is put in a vacuum press which is pumped to a good vacuum with a turbo pump. Wafers 13 and 14 are pressed together in FIG. 6b, with about 400 pounds of pressure. The temperature of the wafers is ramped up to 300 degrees C., which takes about one hour. Then wafers 13 and 14 are held at this achieved temperature and pressure for five minutes. Then wafers 13 and 14 are cooled down to room temperature, and the vacuum chamber is vented. The aligned wafer pair is put in a vacuum press which is pumped to a good vacuum with a turbo pump. Wafers 13 and 14 are pressed together in FIG. 6b, with about 400 pounds of pressure. The temperature of the wafers is ramped up to 300 degrees C., which takes about one hour. Then wafers 13 and 14 are held at this achieved temperature and pressure for five minutes. Then wafers 13 and 14 are cooled down to room temperature, and the vacuum chamber is vented.” (Column 3 lines 60-68).</p> <p>“Bonded wafer pair 13 and 14 . . .” (Column 4 line 1)</p> <p>“Then wafers 13 and 14, combined as wafer 20, may be removed from the vacuum environment.” (Column 4 lines 13-15).</p>
	The method of claim 25, further comprising: placing the set of wafers in an environment of a vacuum wherein a vacuum occurs in each chamber via the at least one pump-out port; and	<p>“Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11. Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby close ports 11 and seal chambers 16 closed with a vacuum in the chambers.” (Column 2 lines 30-34).</p> <p>“Wafer pair 13 and 14 is put into a thermal evaporator system; and a bake out of the wafer pair at 250 degrees C. is preferred for four hours under a vacuum. The wafer pair 13 and 14 is cooled down but the environment about the wafer pair is kept at the desired vacuum. Twenty microns of InPb (50:50) 12 is deposited onto the backside of detector wafer 13 to plug port 11 in FIG. 6c, to seal vacuum chamber 16 of wafer pair 13 and 14. On the wafer 20 scale, a plurality of ports 11 in a plurality of chips are plugged. Then wafers 13 and 14, combined as wafer 20, may be removed from the vacuum environment. Wafer 20 may be cut into individual chips 10, each having its own sealed chamber 16 enclosing detectors 17.” (Column 4 lines 4-17).</p>
	depositing a layer of material on the second	“Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby

SEARCHED  
INDEXED  
SERIALIZED  
FILED

	side of the first wafer and the plurality of pump-out ports on the second side of the first wafer, wherein each chamber is sealed from the environment.	close ports 11 and seal chambers 16 closed with a vacuum in the chambers.” (Column 2 lines 31-34). “Twenty microns of InPb (50:50) 12 is deposited onto the backside of detector wafer 13 to plug port 11 in FIG. 6c, to seal vacuum chamber 16 of wafer pair 13 and 14. On the wafer 20 scale, a plurality of ports 11 in a plurality of chips are plugged.” (Column 4 lines 9-13).
27	The method of claim 26, further comprising baking out the set of wafers prior to depositing the layer of material on the second side of the first wafer and the plurality of pump-out ports on the second side of the first wafer.	“Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11. Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby close ports 11 and seal chambers 16 closed with a vacuum in the chambers.” (Column 2 lines 30-34). “Wafer pair 13 and 14 is put into a thermal evaporator system; and a bake out of the wafer pair at 250 degrees C. is preferred for four hours under a vacuum.” (Column 4 lines 4-7).
28	The method of claim 27, further comprising coating the second wafer with antireflection material.	“radiation which may come through an anti-reflective coated silicon window of top cap 14.” (Column 2 lines 19- 20). “Antireflective coating 38 is applied to wafer 14.” (Column 3 line 42).
29	The method of claim 28, wherein the second wafer is made from a material that is at least substantially transparent to light in the infrared spectrum	“Further variations on this theme include top cap wafer 14 composed of Germanium for better IR transmission or ZnSe for broadband transmission (i.e., visible and IR)or other optical window materials for application specific optical bandpass behavior.” (Column 4 lines 18-22).
30	The method of claim 29, wherein the plurality of devices comprise thermoelectric detectors	“The chamber may enclose at least one device such as a thermoelectric sensor, bolometer, emitter or other kind of device.” (Abstract). “Each cavity, chamber or volume may contain detectors such as thermoelectric detectors, devices, bolometers, or may contain emitters.” (Column 1 lines 56-58).
31	The method of claim 30, wherein the plurality of devices comprise bolometers	“The chamber may enclose at least one device such as a thermoelectric sensor, bolometer, emitter or other kind of device.” (Abstract). “Each cavity, chamber or volume may contain detectors such as thermoelectric detectors, devices, bolometers, or may contain emitters.” (Column 1 lines 56-58). “Detector wafer 13 may have infrared bolometer arrays with readout electronics integrated into the wafer.” (Column 4 lines 26-28).
32	A method for making a	Column 2 lines 10-12: “FIGS. 1a, 1b and 2 show an

15092800-15092900

	wafer-pair having at least one deposited layer plugged sealed chamber, comprising:	illustration of a device 10 having a vacuum pump-out port 11 and a deposited plug final vacuum seal 12.”
	growing a first thermal layer on a first side of a first wafer;	Column 2 lines 49-51: “A 1000 angstroms of a thermal SiO <sub>2</sub> layer 24 is grown on the front of wafer 13 in FIG. 4B.”
	depositing a nitride layer on the first thermal layer;	Column 2 lines 51-53: “A layer 25 of 2000 angstroms of Si <sub>3</sub> N <sub>4</sub> (bottom bridge nitride) is deposited on layer 24 in FIG. 4c.”
	depositing and patterning a first metal layer on the nitride layer for at least one device;	Column 2 lines 53-56: “The first metal NiFe (60:40) of a thermocouple is deposited as a 1100 angstrom layer 26 on layer 25 and then first metal layer 26 is patterned with a first mask by ion milling resulting in the layout of FIG. 4d.”
	depositing and patterning a second metal layer on the nitride layer and the first metal layer for the at least one device;	Column 2 lines 57-60: “For the second metal of the thermocouple detectors, a thousand angstrom layer 27 of chromium is deposited on layers 25 and 26. Layer 27 in FIG. 4e is patterned with a second mask by ion milling and wet etching.”
	patterning and removing material from the first wafer and layers on the first side of the first wafer and from a second side of the first wafer to make a pump-out port through the first wafer and the layers on the first wafer;	Column 2 line 68 to column 3 line 1: “Plasma etched vias 32 in FIG 4i for the final etch are patterned and cut with the use of a fifth mask.” Column 3 lines 6-11: “Plasma etched pump-out port vias 11 are patterned and cut on layers 23b and 23a of the back of wafer 13 in FIG 4k. There is a KOH etch of the backside of wafer 13 through 90 percent of wafer 13 for port 11 in FIG 4l. Port 11 is completed with an etch through via 32 to the front of wafer 13 as shown in FIG 4m.”
	masking and removing material from a first side of a second wafer, to form a recess in the first side of the second wafer;	Column 3 lines 29-31: “Pattern and cut via 35 by plasma etching on outside layers 36a and 36b and recess 16 on inside layer 37b of Si <sub>3</sub> N <sub>4</sub> in FIG. 5b.” Column 3 lines 35-37: “Wafer 14 is removed from the etching fixture and hole 16 is cleared of remaining SiO <sub>2</sub> layer 37a in FIG. 5d by buffered oxide etch.” Column 3 lines 39-41: “Nitride and oxide mask layers 36a, 36b, 37a, and 37b are stripped from wafer 14.”
	forming a sealing ring on the first side of the second wafer around the recess;	“A solder ring pattern is applied to the inside surface encircling recess 16, by using a laminated Riston process for lift-off. Five hundred angstroms of Ti, 2000 angstroms of Ni and 500 angstroms of Au of adhesion metals 39 are deposited in an E-beam evaporator. A five micron layer 40 of InPb (10:90) solder is deposited onto adhesion metals 39 in the thermal evaporator. The Riston mask is lifted off and the field SiO <sub>2</sub> in BOE etched off resulting in solder ring 18 in FIG. 5f.”

		(Column 3 lines 41-50)
	positioning the first side of the first wafer next to the first side of the second wafer; and wherein:	“Wafers 13 and 14 of FIG. 6a are aligned in a bonding cassette using 0.002 inch spacers between the wafers.” (Column 3 lines 58-60)
	the sealing ring is in contact with at least one of the layers on the first side of the first wafer;	“Wafers 13 and 14 are pressed together in FIG. 6b, with about 400 pounds of pressure.” (Column 3 lines 62-63)
	the at least one device is within the recess resulting in a chamber containing the at least one device;	<p>In describing Figures 1a, 1b, and 2, “Cavity 16 is the chamber that contains an array 17 of detectors on the surface of wafer 13 and detects radiation which may come through an anti-reflective coated silicon window of top cap 14.” (Column 2 lines 17-20.) Further, a plurality of such recesses are shown in Figure 3: “FIG. 3 shows a wafer 20 having multiple chips 10 having a wafer-to-wafer sealing of the same material for multiple cavities.” (Column 2 lines 28-30).</p> <p>Further, in describing a nearly finished product, “Wafer 20 may be cut into individual chips 10, each having its own sealed chamber 16 enclosing detectors 17.” (Column 4 lines 15-17)</p>
	the pump-out port is within the sealing ring; and	As shown in Figures 1a, 1b, and 2. Also described: “Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11.” (Column 2 lines 30-31).
	the first and second wafers are effectively a bonded together set of wafers.	<p>“Wafers 13 and 14 are adhered together at a solder seal ring 15.” (Column 2 lines 15-16).</p> <p>“The present wafers 13 and 14, after bonding and sealing, may be sawed into individual chips without breakage since the sealed top cap protects the fragile microstructure devices 17. Further, the plug will not be disturbed since it is a deposited layer 12 rather than some dislodgable solder ball or plug.” (Column 2 lines 37-42)</p> <p>“The aligned wafer pair is put in a vacuum press which is pumped to a good vacuum with a turbo pump. Wafers 13 and 14 are pressed together in FIG. 6b, with about 400 pounds of pressure. The temperature of the wafers is ramped up to 300 degrees C., which takes about one hour. Then wafers 13 and 14 are held at this achieved temperature and pressure for five minutes. Then wafers 13 and 14 are cooled down to room temperature, and the vacuum chamber is vented. The aligned wafer pair is put in a vacuum press which is pumped to a good vacuum with a turbo pump. Wafers 13 and 14 are pressed together in FIG. 6b, with about 400 pounds of pressure. The temperature of the wafers is ramped up to 300 degrees C., which takes about one hour. Then wafers 13 and 14 are held at this achieved temperature and pressure for five minutes. Then wafers</p>

		<p>13 and 14 are cooled down to room temperature, and the vacuum chamber is vented.” (Column 3 lines 60-68).</p> <p>“Bonded wafer pair 13 and 14 . . .” (Column 4 line 1)</p> <p>“Then wafers 13 and 14, combined as wafer 20, may be removed from the vacuum environment.” (Column 4 lines 13-15).</p>
33	The method of claim 32, further comprising: placing the bonded together set of wafers in an environment of a vacuum wherein a vacuum occurs in the chamber via the pump-out port; and	<p>“Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11. Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby close ports 11 and seal chambers 16 closed with a vacuum in the chambers.” (Column 2 lines 30-34).</p> <p>“Wafer pair 13 and 14 is put into a thermal evaporator system; and a bake out of the wafer pair at 250 degrees C. is preferred for four hours under a vacuum. The wafer pair 13 and 14 is cooled down but the environment about the wafer pair is kept at the desired vacuum. Twenty microns of InPb (50:50) 12 is deposited onto the backside of detector wafer 13 to plug port 11 in FIG. 6c, to seal vacuum chamber 16 of wafer pair 13 and 14. On the wafer 20 scale, a plurality of ports 11 in a plurality of chips are plugged. Then wafers 13 and 14, combined as wafer 20, may be removed from the vacuum environment. Wafer 20 may be cut into individual chips 10, each having its own sealed chamber 16 enclosing detectors 17.” (Column 4 lines 4-17).</p>
	depositing a layer of material on the second side of the first wafer and the pump-out port on the second side of the first wafer, wherein the chamber is sealed from the environment.	<p>“Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby close ports 11 and seal chambers 16 closed with a vacuum in the chambers.” (Column 2 lines 31-34).</p> <p>“Twenty microns of InPb (50:50) 12 is deposited onto the backside of detector wafer 13 to plug port 11 in FIG. 6c, to seal vacuum chamber 16 of wafer pair 13 and 14. On the wafer 20 scale, a plurality of ports 11 in a plurality of chips are plugged.” (Column 4 lines 9-13).</p>
34	The method of claim 33, further comprising baking out the bonded together set of wafers prior to depositing the layer of material on the second side of the first wafer and the pump-out port on the second side of the first wafer.	<p>“Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11. Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby close ports 11 and seal chambers 16 closed with a vacuum in the chambers.” (Column 2 lines 30-34).</p> <p>“Wafer pair 13 and 14 is put into a thermal evaporator system; and a bake out of the wafer pair at 250 degrees C. is preferred for four hours under a vacuum.” (Column 4 lines 4-7).</p>
35	The method of claim 34, wherein the at least one device is a detector.	<p>“The chamber may enclose at least one device such as a thermoelectric sensor, bolometer, emitter or other kind of device.” (Abstract).</p>

		<p>“Each cavity, chamber or volume may contain detectors such as thermoelectric detectors, devices, bolometers, or may contain emitters.” (Column 1 lines 56-58).</p> <p>“Cavity 16 is the chamber that contains an array 17 of detectors on the surface of wafer 13 and detects radiation which may come through an anti-reflective coated silicon window of top cap 14.” (Column 2 lines 17-20).</p>
36	The method of claim 35, wherein the at least one device is a thermoelectric detector.	<p>“The chamber may enclose at least one device such as a thermoelectric sensor, bolometer, emitter or other kind of device.” (Abstract).</p> <p>“Each cavity, chamber or volume may contain detectors such as <u>thermoelectric detectors</u>, devices, bolometers, or may contain emitters.” (Column 1 lines 56-58).</p>
37	The method of claim 34, wherein the at least one device is an emitter.	<p>“The chamber may enclose at least one device such as a thermoelectric sensor, bolometer, emitter or other kind of device.” (Abstract).</p> <p>“Each cavity, chamber or volume may contain detectors such as thermoelectric detectors, devices, bolometers, or may contain emitters.” (Column 1 lines 56-58).</p>
38	A method for making a wafer-pair having sealed chambers, comprising: patterning and removing material from the first wafer to make a plurality of pump-out ports through the first wafer;	<p>Column 2 line 68 to column 3 line 1: “Plasma etched vias 32 in FIG 4i for the final etch are patterned and cut with the use of a fifth mask.”</p> <p>Column 3 lines 6-11: “Plastma etched pump-out port vias 11 are patterned and cut on layers 23b and 23a of the back of wafer 13 in FIG 4k. There is a KOH etch of the backside of wafer 13 through 90 perent of wafer 13 for port 11 in FIG 4l. Port 11 is completed with an etch through via 32 to the front of wafer 13 as shown in FIG 4m.”</p>
	masking and removing material from a first side of a second wafer to form a plurality of recesses in the first side of the second wafer;	<p>Column 3 lines 29-31: “Pattern and cut via 35 by plasma etching on outside layers 36a and 36b and recess 16 on inside layer 37b of Si<sub>3</sub>N<sub>4</sub> in FIG. 5b.”</p> <p>Column 3 lines 35-37: “Wafer 14 is removed from the etching fixture and hole 16 is cleared of remaining SiO<sub>2</sub> layer 37a in FIG. 5d by buffered oxide etch.”</p> <p>Column 3 lines 39-41: “Nitride and oxide mask layers 36a, 36b, 37a, and 37b are stripped from wafer 14.”</p>
	forming a sealing ring on a first side of the first wafer or the first side of the second wafer such that the sealing ring extends around each of the plurality of recesses; and	<p>“A solder ring pattern is applied to the inside surface encircling recess 16, by using a laminated Riston process for lift-off. Five hundred angstroms of Ti, 2000 angstroms of Ni and 500 angstroms of Au of adhesion metals 39 are deposited in an E-beam evaporator. A five micron layer 40 of InPb (10:90) solder is deposited onto adhesion metals 39 in the thermal evaporator. The Riston mask is lifted off and the field SiO.sub.2 in BOE etched off resulting in solder ring 18 in FIG. 5f.” (Column 3 lines 41-50). See also Figure 1b where seal ring 15 extends around recess 16.</p>

	positioning the first side of the first wafer next to the first side of the second wafer; and	"Wafers 13 and 14 of FIG. 6a are aligned in a bonding cassette using 0.002 inch spacers between the wafers." (Column 3 lines 58-60)
	wherein: each sealing ring is in contact with the first side of the first wafer and the first side of the second wafer	"Wafers 13 and 14 are pressed together in FIG. 6b, with about 400 pounds of pressure." (Column 3 lines 62-63)
	each recess of the plurality of recesses results in a chamber;	<p>In describing Figures 1a, 1b, and 2, "Cavity 16 is the chamber that contains an array 17 of detectors on the surface of wafer 13 and detects radiation which may come through an anti-reflective coated silicon window of top cap 14." (Column 2 lines 17-20.) Further, a plurality of such recesses are shown in Figure 3: "FIG. 3 shows a wafer 20 having multiple chips 10 having a wafer-to-wafer sealing of the same material for multiple cavities." (Column 2 lines 28-30).</p> <p>Further, in describing a nearly finished product, "Wafer 20 may be cut into individual chips 10, each having its own sealed chamber 16 enclosing detectors 17." (Column 4 lines 15-17)</p>
	each sealing ring encloses at least one pump-out port of the plurality of pump-out ports; and	<p>As shown in Figures 1a and 1b. As noted in Column 2 lines 30-31, "Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11." Column 3 lines 42-50 note that a solder ring pattern (a sealing ring) encircles the recess. Column 4 lines 15-17 notes that each chip has its own sealed chamber.</p>
	the first and second wafers are effectively a bonded together set of wafers.	<p>"Wafers 13 and 14 are adhered together at a solder seal ring 15." (Column 2 lines 15-16).</p> <p>"The present wafers 13 and 14, after bonding and sealing, may be sawed into individual chips without breakage since the sealed top cap protects the fragile microstructure devices 17. Further, the plug will not be disturbed since it is a deposited layer 12 rather than some dislodgable solder ball or plug." (Column 2 lines 37-42)</p> <p>"The aligned wafer pair is put in a vacuum press which is pumped to a good vacuum with a turbo pump. Wafers 13 and 14 are pressed together in FIG. 6b, with about 400 pounds of pressure. The temperature of the wafers is ramped up to 300 degrees C., which takes about one hour. Then wafers 13 and 14 are held at this achieved temperature and pressure for five minutes. Then wafers 13 and 14 are cooled down to room temperature, and the vacuum chamber is vented. The aligned wafer pair is put in a vacuum press which is pumped to a good vacuum with a turbo pump. Wafers 13 and 14 are pressed together in FIG. 6b, with about 400 pounds of pressure. The temperature of the wafers is ramped up to 300 degrees C., which</p>

1 2 3 4 5 6 7 8 9 10 11 12 13 14

		<p>takes about one hour. Then wafers 13 and 14 are held at this achieved temperature and pressure for five minutes. Then wafers 13 and 14 are cooled down to room temperature, and the vacuum chamber is vented.” (Column 3 lines 60-68).</p> <p>“Bonded wafer pair 13 and 14 . . .” (Column 4 line 1)</p> <p>“Then wafers 13 and 14, combined as wafer 20, may be removed from the vacuum environment.” (Column 4 lines 13-15).</p>
39	The method of claim 38, further comprising: placing the set of wafers in an environment of a vacuum wherein a vacuum occurs in each chamber via a pump-out port; and	<p>“Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11. Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby close ports 11 and seal chambers 16 closed with a vacuum in the chambers.” (Column 2 lines 30-34).</p> <p>“Wafer pair 13 and 14 is put into a thermal evaporator system; and a bake out of the wafer pair at 250 degrees C. is preferred for four hours under a vacuum. The wafer pair 13 and 14 is cooled down but the environment about the wafer pair is kept at the desired vacuum. Twenty microns of InPb (50:50) 12 is deposited onto the backside of detector wafer 13 to plug port 11 in FIG. 6c, to seal vacuum chamber 16 of wafer pair 13 and 14. On the wafer 20 scale, a plurality of ports 11 in a plurality of chips are plugged. Then wafers 13 and 14, combined as wafer 20, may be removed from the vacuum environment. Wafer 20 may be cut into individual chips 10, each having its own sealed chamber 16 enclosing detectors 17.” (Column 4 lines 4-17).</p>
	depositing a layer of material on a second side of the first wafer to seal the plurality of pump-out out ports from the second side of the first wafer, wherein each chamber is sealed from the environment.	<p>“Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby close ports 11 and seal chambers 16 closed with a vacuum in the chambers.” (Column 2 lines 31-34).</p> <p>“Twenty microns of InPb (50:50) 12 is deposited onto the backside of detector wafer 13 to plug port 11 in FIG. 6c, to seal vacuum chamber 16 of wafer pair 13 and 14. On the wafer 20 scale, a plurality of ports 11 in a plurality of chips are plugged.” (Column 4 lines 9-13).</p>
40	The method of claim 39, further comprising baking out the set of wafers prior to depositing the layer of material on the second side of the first wafer.	<p>“Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11. Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby close ports 11 and seal chambers 16 closed with a vacuum in the chambers.” (Column 2 lines 30-34).</p> <p>“Wafer pair 13 and 14 is put into a thermal evaporator system; and a bake out of the wafer pair at 250 degrees C. is preferred for four hours under a vacuum.” (Column 4 lines 4-7).</p>
41	The method of claim 40, wherein the set of	“The present wafers 13 and 14, after bonding and sealing, may be sawed into individual chips without breakage since the

	wafers is cut into a plurality of chips wherein each chip has one or more sealed chambers.	sealed top cap protects the fragile microstructure devices 17. Further, the plug will not be disturbed since it is a deposited layer 12 rather than some dislodgable solder ball or plug." (Column 2 lines 37-42). "Wafer 20 may be cut into individual chips 10, each having its own sealed chamber 16 enclosing detectors 17." (Column 4 lines 15-17).
42	The method of claim 40, wherein the one or more sealed chambers contains one or more devices.	"The procedure here has been implemented and resulted in vacuum levels below 10 millitorr of residual pressure as measured by pressure sensors within the cavity." (Column 1 lines 41-44). "Each cavity, chamber or volume may contain detectors such as thermoelectric detectors, devices, bolometers, or may contain emitters." (Column 1 lines 56-58). "Cavity 16 is the chamber that contains an array 17 of detectors on the surface of wafer 13 and detects radiation which may come through an anti-reflective coated silicon window of top cap 14." (Column 2 lines 17-20). "Wafer 20 may be cut into individual chips 10, each having its own sealed chamber 16 enclosing detectors 17." (Column 4 lines 15-17). "Top cap wafer 14 may have integrated components built in or on the surface in addition to those on the detector wafer 13. Detector wafer 13 having a diaphragm pressure sensor integrated into it, the sealed chamber then forms a vacuum pressure reference. Detector wafer 13 may have infrared bolometer arrays with readout electronics integrated into the wafer. Detector wafer 13 may have moving parts to be sealed in a chamber for other functional purposes." (Column 4 lines 22-30).
43	The method of claim 38, further comprising: placing the set of wafers in an environment of a gas wherein the gas enters each chamber via a pump-out port; and depositing a layer of material on a second side of the first wafer to seal the plurality of pump-out ports from the second side of the first wafer, wherein each chamber is sealed from an ambient environment.	As noted, instead of evacuating the chambers, the chambers may be filled with a gas and sealed. "Each cavity may have a gas instead of a vacuum." (Column 1 lines 55-56). "The bonded wafer pair 13 and 14 in FIG. 6c may be hermetically sealed with a controlled residual pressure of a specific gas type for optimal thermal, mechanical or other properties rather than simply evacuated for the devices within the chamber." (Column 4 lines 30-34). The method for performing this action is similar to that used to create a vacuum, where the chamber is sealed by depositing a layer of material to seal the plurality of pump-out ports: "Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11. Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby close ports 11 and seal chambers 16 closed with a vacuum in the chambers." (Column 2 lines 31-34). "Twenty microns of InPb (50:50) 12 is deposited onto the

		backside of detector wafer 13 to plug port 11 in FIG. 6c, to seal vacuum chamber 16 of wafer pair 13 and 14. On the wafer 20 scale, a plurality of ports 11 in a plurality of chips are plugged.” (Column 4 lines 9-13).
44	A method for making a wafer-pair with a sealed chamber therebetween, comprising: providing a first wafer and a second wafer; forming one or more pump-out ports through the first wafer;	<p>“Plasma etched vias 32 in FIG 4i for the final etch are patterned and cut with the use of a fifth mask.” (Column 2 line 68 to column 3 line 1).</p> <p>“Plasma etched pump-out port vias 11 are patterned and cut on layers 23b and 23a of the back of wafer 13 in FIG 4k. There is a KOH etch of the backside of wafer 13 through 90 percent of wafer 13 for port 11 in FIG 4l. Port 11 is completed with an etch through via 32 to the front of wafer 13 as shown in FIG 4m.” (Column 3 lines 6-11).</p>
	positioning a first side of the first wafer next to a first side of the second wafer with a sealing ring therebetween,	<p>“A solder ring pattern is applied to the inside surface encircling recess 16, by using a laminated Riston process for lift-off. Five hundred angstroms of Ti, 2000 angstroms of Ni and 500 angstroms of Au of adhesion metals 39 are deposited in an E-beam evaporator. A five micron layer 40 of InPb (10:90) solder is deposited onto adhesion metals 39 in the thermal evaporator. The Riston mask is lifted off and the field SiO<sub>2</sub>.sub.2 in BOE etched off resulting in solder ring 18 in FIG. 5f.” (Column 3 lines 41-50).</p> <p>“Wafers 13 and 14 of FIG. 6a are aligned in a bonding cassette using 0.002 inch spacers between the wafers.” (Column 3 lines 58-60).</p>
	the first wafer, the second wafer and the sealing ring forming a chamber,	<p>“Pattern and cut via 35 by plasma etching on outside layers 36a and 36b and recess 16 on inside layer 37b of Si<sub>3</sub>N<sub>4</sub> in FIG. 5b.” (Column 3 lines 29-31).</p> <p>“Wafer 14 is removed from the etching fixture and hole 16 is cleared of remaining SiO<sub>2</sub> layer 37a in FIG. 5d by buffered oxide etch.” (Column 3 lines 35-37).</p> <p>“Nitride and oxide mask layers 36a, 36b, 37a, and 37b are stripped from wafer 14.” (Column 3 lines 39-41).</p> <p>“A solder ring pattern is applied to the inside surface encircling recess 16, by using a laminated Riston process for lift-off. Five hundred angstroms of Ti, 2000 angstroms of Ni and 500 angstroms of Au of adhesion metals 39 are deposited in an E-beam evaporator. A five micron layer 40 of InPb (10:90) solder is deposited onto adhesion metals 39 in the thermal evaporator. The Riston mask is lifted off and the field SiO<sub>2</sub>.sub.2 in BOE etched off resulting in solder ring 18 in FIG. 5f.” (Column 3 lines 41-50).</p> <p>“Wafers 13 and 14 are pressed together in FIG. 6b, with about 400 pounds of pressure.” (Column 3 lines 62-63).</p>
	with the pump-out port of the first wafer in fluid	“Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11.” Column 2 lines 30-31.

	communication with the chamber; and	And also as shown in Figure 6b.
	plugging the pump out port to seal the chamber.	<p>“Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby close ports 11 and seal chambers 16 closed with a vacuum in the chambers.” (Column 2 lines 31-34).</p> <p>“Twenty microns of InPb (50:50) 12 is deposited onto the backside of detector wafer 13 to plug port 11 in FIG. 6c, to seal vacuum chamber 16 of wafer pair 13 and 14. On the wafer 20 scale, a plurality of ports 11 in a plurality of chips are plugged.” (Column 4 lines 9-13).</p>
	A method according to claim 44 further comprising the step of: making a recess in the first side of the first wafer and/or the first side of the second wafer, wherein the recess is in registration with the chamber.	<p>“Pattern and cut via 35 by plasma etching on outside layers 36a and 36b and recess 16 on inside layer 37b of Si<sub>3</sub>N<sub>4</sub> in FIG. 5b.” (Column 3 lines 29-31).</p> <p>“Wafer 14 is removed from the etching fixture and hole 16 is cleared of remaining SiO<sub>2</sub> layer 37a in FIG. 5d by buffered oxide etch.” (Column 3 lines 35-37).</p> <p>“Nitride and oxide mask layers 36a, 36b, 37a, and 37b are stripped from wafer 14.” (Column 3 lines 39-41).</p>
46	A method according to claim 44 further comprising the step of: providing one or more devices in or on the first side of the first wafer and/or the first side of the second wafer before the positioning step.	<p>The first metal NiFe (60:40) of a thermocouple is deposited as a 1100 angstrom layer 26 on layer 25 and then first metal layer 26 is patterned with a first mask by ion milling resulting in the layout of FIG. 4d.</p> <p>For the second metal of the thermocouple detectors, a thousand angstrom layer 27 of chromium is deposited on layers 25 and 26. Layer 27 in FIG. 4e is patterned with a second mask by ion milling and wet etching. A layer 28 consisting of 6000 angstroms of Si.<sub>3</sub>N<sub>4</sub> is deposited on metal layers 26 and 27, and layer 25, as the top bridge nitride in FIG. 4f. An absorber 29 is deposited on layer 28 of FIG. 4g and patterned with a third mask. Absorber 29 is capped with a layer 30 of Si.<sub>3</sub>N<sub>4</sub>. Plasma etched vias 31 to metal layer 27 are patterned and cut with the use of a fourth mask, as shown in FIG. 4h. Plasma etched vias 32 in FIG. 4i for the final etch are patterned and cut with the use of a fifth mask. Five hundred angstroms of Cr, 2000 angstroms of Ni and 5000 angstroms of Au are deposited, patterned and lifted off for pad and solder frame metal 33 in FIG. 4j. Passivated leadouts 40 in first metal 26 or second metal 27 pass under the seal ring metal 33 in FIG. 4j. Plasma etched pump-out port vias 11 are patterned and cut on layers 23b and 23a of the back of wafer 13 in FIG. 4k. There is a KOH etch of the back side of wafer 13 through 90 percent of wafer 13 for port 11 in FIG. 4l. Port 11 is completed with an etch through via 32 to the front of wafer 13 as shown in FIG.</p>

		4m. (Column 2 line 53 to column 3 line 11).
47	A method according to claim 46 wherein the one or more devices are in registration with the chamber.	<p>“The procedure here has been implemented and resulted in vacuum levels below 10 millitorr of residual pressure as measured by pressure sensors within the cavity.” (Column 1 lines 41-44).</p> <p>“Each cavity, chamber or volume may contain detectors such as thermoelectric detectors, devices, bolometers, or may contain emitters.” (Column 1 lines 56-58).</p> <p>“Cavity 16 is the chamber that contains an array 17 of detectors on the surface of wafer 13 and detects radiation which may come through an anti-reflective coated silicon window of top cap 14.” (Column 2 lines 17-20).</p> <p>“Wafer 20 may be cut into individual chips 10, each having its own sealed chamber 16 enclosing detectors 17.” (Column 4 lines 15-17).</p> <p>“Top cap wafer 14 may have integrated components built in or on the surface in addition to those on the detector wafer 13. Detector wafer 13 having a diaphragm pressure sensor integrated into it, the sealed chamber then forms a vacuum pressure reference. Detector wafer 13 may have infrared bolometer arrays with readout electronics integrated into the wafer. Detector wafer 13 may have moving parts to be sealed in a chamber for other functional purposes.” (Column 4 lines 22-30).</p>
48	A method for making a wafer-pair with a sealed chamber therebetween, comprising: providing a first wafer and a second wafer; forming one or more pump-out ports through the first wafer;	<p>“Plasma etched vias 32 in FIG 4i for the final etch are patterned and cut with the use of a fifth mask.” (Column 2 line 68 to column 3 line 1).</p> <p>“Plasma etched pump-out port vias 11 are patterned and cut on layers 23b and 23a of the back of wafer 13 in FIG 4k. There is a KOH etch of the backside of wafer 13 through 90 percent of wafer 13 for port 11 in FIG 4l. Port 11 is completed with an etch through via 32 to the front of wafer 13 as shown in FIG 4m.” (Column 3 lines 6-11).</p>
48b	making a recess in a first side of the first wafer and/or a first side of the second wafer;	<p>“Pattern and cut via 35 by plasma etching on outside layers 36a and 36b and recess 16 on inside layer 37b of Si<sub>3</sub>N<sub>4</sub> in FIG. 5b.” (Column 3 lines 29-31).</p> <p>“Wafer 14 is removed from the etching fixture and hole 16 is cleared of remaining SiO<sub>2</sub> layer 37a in FIG. 5d by buffered oxide etch.” (Column 3 lines 35-37).</p> <p>“Nitride and oxide mask layers 36a, 36b, 37a, and 37b are stripped from wafer 14.” (Column 3 lines 39-41).</p>
	positioning the first side of the first wafer next to the first side of the second wafer,	“Wafers 13 and 14 of FIG. 6a are aligned in a bonding cassette using 0.002 inch spacers between the wafers.” (Column 3 lines 58-60).
	the first wafer and the second wafer forming a	“Cavity 16 is effected by a recess of about 125 microns into wafer 14 having a border 18.” (Column 2 lines 21-22).

	chamber that is at least partially defined by the recess,	
	with the pump-out port of the first wafer in fluid communication with the chamber; and	"Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11." Column 2 lines 30-31. Fluid communication of the pump-out port of the first wafer with the chamber is also shown in Figure 6b.
	plugging the pump out port to seal the chamber.	"Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby close ports 11 and seal chambers 16 closed with a vacuum in the chambers." (Column 2 lines 31-34). "Twenty microns of InPb (50:50) 12 is deposited onto the backside of detector wafer 13 to plug port 11 in FIG. 6c, to seal vacuum chamber 16 of wafer pair 13 and 14. On the wafer 20 scale, a plurality of ports 11 in a plurality of chips are plugged." (Column 4 lines 9-13).
49	A method for making a wafer-pair with a sealed chamber therebetween, comprising: providing a first wafer having a first side, with one or more bond pads on the first side;	As shown in Figure 4j and also discussed in the specification: "Five hundred angstroms of Cr, 2000 angstroms of Ni and 5000 angstroms of Au are deposited, patterned and lifted off for pad and solder frame metal 33 in FIG. 4j." (Column 3 lines 1-4).
	providing a second wafer; forming one or more bond-pad holes through the second wafer;	"Pattern and cut via 35 by plasma etching on outside layers 36a and 36b and recess 16 on inside layer 37b of Si.sub.3 N.sub.4 in FIG. 5b. The wafer 14 is then put in a fixture to allow etching of the outside surface 35 and 36b while protecting the inside 16 and 37b to KOH etch wafer 14 through hole 35 to 90 percent of the way through top cap wafer 14, as shown in FIG. 5c. Wafer 14 is removed from the etching fixture and hole 16 is cleared of remaining SiO <sub>2</sub> layer 37a in FIG. 5d by buffered oxide etch. Hole 35 is further etched through wafer 14 to layer 37a to complete bond pad hole 35." (Column 3 lines 29-39).
	positioning the first side of the first wafer next to a first side of the second wafer with a sealing ring therebetween;	"A solder ring pattern is applied to the inside surface encircling recess 16, by using a laminated Riston process for lift-off. Five hundred angstroms of Ti, 2000 angstroms of Ni and 500 angstroms of Au of adhesion metals 39 are deposited in an E-beam evaporator. A five micron layer 40 of InPb (10:90) solder is deposited onto adhesion metals 39 in the thermal evaporator. The Riston mask is lifted off and the field SiO <sub>2</sub> in BOE etched off resulting in solder ring 18 in FIG. 5f." (Column 3 lines 41-50). "Wafers 13 and 14 of FIG. 6a are aligned in a bonding cassette using 0.002 inch spacers between the wafers." (Column 3 lines 58-60).

	<p>the first wafer, the second wafer and the sealing ring forming a chamber,</p>	<p>“Wafer 14 has a solder adhesion metal and solder ring 15 which matches detector wafer 13, a border 18 forming chamber 16 above detectors 17, and holes 35 through wafer 14 to access the wire bond pads on detector wafer 13.” (Column 3 lines 19-23).</p> <p>“A solder ring pattern is applied to the inside surface encircling recess 16, by using a laminated Riston process for lift-off. Five hundred angstroms of Ti, 2000 angstroms of Ni and 500 angstroms of Au of adhesion metals 39 are deposited in an E-beam evaporator. A five micron layer 40 of InPb (10:90) solder is deposited onto adhesion metals 39 in the thermal evaporator. The Riston mask is lifted off and the field SiO<sub>2</sub> in BOE etched off resulting in solder ring 18 in FIG. 5f.” (Column 3 lines 41-50).</p> <p>“Pattern and cut via 35 by plasma etching on outside layers 36a and 36b and recess 16 on inside layer 37b of Si<sub>3</sub>N<sub>4</sub> in FIG. 5b.” (Column 3 lines 29-31).</p> <p>“Wafer 14 is removed from the etching fixture and hole 16 is cleared of remaining SiO<sub>2</sub> layer 37a in FIG. 5d by buffered oxide etch.” (Column 3 lines 35-37).</p> <p>“Nitride and oxide mask layers 36a, 36b, 37a, and 37b are stripped from wafer 14.” (Column 3 lines 39-41).</p> <p>Having shown how the sealing ring may be formed for one embodiment, Figures 6a-6c show that the two wafers may be pressed together and the wafers 13, 14 and sealing ring 18 form a chamber 16.</p>
	<p>the first wafer and second wafer being aligned so that the bond-pad holes are in registration with the one or more bond pads on the first wafer; and</p>	<p>“Wafer 14 has a solder adhesion metal and solder ring 15 which matches detector wafer 13, a border 18 forming chamber 16 above detectors 17, and holes 35 through wafer 14 to access the wire bond pads on detector wafer 13.” (Column 3 lines 19-23).</p> <p>Figures 6a-6c show that the bond pad hole 35 is aligned with bond pad 33. Particularly, Figure 6a numbers more portions of the bond pads 33, and the bond pads 33 are clearly in registration with the bond pad hole 35, though the reference numerals on some of the bond pads 33 are not included in each of the Figures.</p>
	<p>the first and second wafers are effectively a bonded together set of wafers.</p>	<p>“Wafers 13 and 14 are pressed together in FIG. 6b, with about 400 pounds of pressure. The temperature of the wafers is ramped up to 300 degrees C., which takes about one hour. Then wafers 13 and 14 are held at this achieved temperature and pressure for five minutes. Then wafers 13 and 14 are cooled down to room temperature, and the vacuum chamber is vented.</p> <p>Bonded wafer pair 13 and 14 is put into an E-beam evaporation system for sputter cleaning of the pump-out port 11 surfaces, followed by adhesion layers of 500 angstroms of Ti,</p>

		1000 angstroms of Ni and 500 angstroms of Au. Wafer pair 13 and 14 is put into a thermal evaporator system; and a bake out of the wafer pair at 250 degrees C. is preferred for four hours under a vacuum. The wafer pair 13 and 14 is cooled down but the environment about the wafer pair is kept at the desired vacuum. Twenty microns of InPb (50:50) 12 is deposited onto the backside of detector wafer 13 to plug port 11 in FIG. 6c, to seal vacuum chamber 16 of wafer pair 13 and 14. On the wafer 20 scale, a plurality of ports 11 in a plurality of chips are plugged. Then wafers 13 and 14, combined as wafer 20, may be removed from the vacuum environment.” (Column 3 line 60 to column 4 line 15).
50	A bonded wafer pair, comprising: a first wafer; a second wafer; the first wafer having one or more pump-out ports through the first wafer;	“Plasma etched vias 32 in FIG 4i for the final etch are patterned and cut with the use of a fifth mask.” (Column 2 line 68 to column 3 line 1). “Plasma etched pump-out port vias 11 are patterned and cut on layers 23b and 23a of the back of wafer 13 in FIG 4k. There is a KOH etch of the backside of wafer 13 through 90 percent of wafer 13 for port 11 in FIG 4l. Port 11 is completed with an etch through via 32 to the front of wafer 13 as shown in FIG 4m.” (Column 3 lines 6-11).
	the first side of the first wafer bonded to a first side of the second wafer via a sealing ring;	“Wafers 13 and 14 are bonded together at solder seal ring 15.” (Column 2 lines 15-16). “To begin, the Au solder ring surface 33 of detector wafer 13 is sputter cleaned. The InPb surface of ring 18 of top cap wafer 14 is oxygen plasma cleaned. Wafers 13 and 14 of FIG. 6a are aligned in a bonding cassette using 0.002 inch spacers between the wafers. The aligned wafer pair is put in a vacuum press which is pumped to a good vacuum with a turbo pump. Wafers 13 and 14 are pressed together in FIG. 6b, with about 400 pounds of pressure. The temperature of the wafers is ramped up to 300 degrees C., which takes about one hour. Then wafers 13 and 14 are held at this achieved temperature and pressure for five minutes. Then wafers 13 and 14 are cooled down to room temperature, and the vacuum chamber is vented.” (Column 3 lines 56-67).
	the first wafer, the second wafer and the sealing ring forming a chamber,	“A solder ring pattern is applied to the inside surface encircling recess 16, by using a laminated Riston process for lift-off. Five hundred angstroms of Ti, 2000 angstroms of Ni and 500 angstroms of Au of adhesion metals 39 are deposited in an E-beam evaporator. A five micron layer 40 of InPb (10:90) solder is deposited onto adhesion metals 39 in the thermal evaporator. The Riston mask is lifted off and the field SiO <sub>2</sub> in BOE etched off resulting in solder ring 18 in FIG. 5f.” (Column 3 lines 41-50). “Pattern and cut via 35 by plasma etching on outside layers

		<p>36a and 36b and recess 16 on inside layer 37b of Si<sub>3</sub>N<sub>4</sub> in FIG. 5b.” (Column 3 lines 29-31).</p> <p>“Wafer 14 is removed from the etching fixture and hole 16 is cleared of remaining SiO<sub>2</sub> layer 37a in FIG. 5d by buffered oxide etch.” (Column 3 lines 35-37).</p> <p>“Nitride and oxide mask layers 36a, 36b, 37a, and 37b are stripped from wafer 14.” (Column 3 lines 39-41).</p> <p>Having shown how the sealing ring may be formed for one embodiment, Figures 6a-6c show that the two wafers may be pressed together and the wafers 13, 14 and sealing ring 18 form a chamber 16.</p>
	with the pump-out port of the first wafer in fluid communication with the chamber; and	<p>“Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11.” (Column 2 lines 30-31). Fluid communication of the pump-out port of the first wafer with the chamber is also shown in Figure 6b.</p>
	a plug for plugging the pump out port.	<p>“Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby close ports 11 and seal chambers 16 closed with a vacuum in the chambers.” (Column 2 lines 31-34).</p> <p>“Twenty microns of InPb (50:50) 12 is deposited onto the backside of detector wafer 13 to plug port 11 in FIG 6c, to seal vacuum chamber 16 of wafer pair 13 and 14.” (Column 4 lines 9-12).</p>
51	A bonded wafer pair according to claim 50 further comprising a recess in the first side of the first wafer and/or the first side of the second wafer, wherein the recess is in registration with the chamber.	<p>“Cavity 16 is effected by a recess of about 125 microns into wafer 14 having a border 18.” (Column 2 lines 21-22).</p> <p>“Wafer 14 has a solder adhesion metal and solder ring 15 which matches detector wafer 13, a border 18 forming chamber 16 above detectors 17, and holes 35 through wafer 14 to access the wire bond pads on detector wafer 13.” (Column 3 lines 19-23).</p>
52	A bonded wafer pair according to claim 50 further comprising one or more devices in or on the first side of the first wafer and/or the first side of the second wafer.	<p>“The procedure here has been implemented and resulted in vacuum levels below 10 millitorr of residual pressure as measured by pressure sensors within the cavity.” (Column 1 lines 41-44).</p> <p>“Each cavity, chamber or volume may contain detectors such as thermoelectric detectors, devices, bolometers, or may contain emitters.” (Column 1 lines 56-58).</p> <p>“Cavity 16 is the chamber that contains an array 17 of detectors on the surface of wafer 13 and detects radiation which may come through an anti-reflective coated silicon window of top cap 14.” (Column 2 lines 17-20).</p> <p>“Wafer 20 may be cut into individual chips 10, each having its own sealed chamber 16 enclosing detectors 17.” (Column 4 lines 15-17).</p>

		<p>“Top cap wafer 14 may have integrated components built in or on the surface in addition to those on the detector wafer 13. Detector wafer 13 having a diaphragm pressure sensor integrated into it, the sealed chamber then forms a vacuum pressure reference. Detector wafer 13 may have infrared bolometer arrays with readout electronics integrated into the wafer. Detector wafer 13 may have moving parts to be sealed in a chamber for other functional purposes.” (Column 4 lines 22-30).</p>
53	A bonded wafer pair according to claim 52 wherein the one or more devices are in registration with the chamber.	<p>“The procedure here has been implemented and resulted in vacuum levels below 10 millitorr of residual pressure as measured by pressure sensors within the cavity.” (Column 1 lines 41-44).</p> <p>“Each cavity, chamber or volume may contain detectors such as thermoelectric detectors, devices, bolometers, or may contain emitters.” (Column 1 lines 56-58).</p> <p>“Cavity 16 is the chamber that contains an array 17 of detectors on the surface of wafer 13 and detects radiation which may come through an anti-reflective coated silicon window of top cap 14.” (Column 2 lines 17-20).</p> <p>“Wafer 20 may be cut into individual chips 10, each having its own sealed chamber 16 enclosing detectors 17.” (Column 4 lines 15-17).</p> <p>“Top cap wafer 14 may have integrated components built in or on the surface in addition to those on the detector wafer 13. Detector wafer 13 having a diaphragm pressure sensor integrated into it, the sealed chamber then forms a vacuum pressure reference. Detector wafer 13 may have infrared bolometer arrays with readout electronics integrated into the wafer. Detector wafer 13 may have moving parts to be sealed in a chamber for other functional purposes.” (Column 4 lines 22-30).</p>
54	A bonded wafer pair having a sealed chamber, comprising: a first wafer; a second wafer bonded to the first wafer;	<p>“Wafers 13 and 14 are bonded together at solder seal ring 15.” (Column 2 lines 15-16).</p> <p>“To begin, the Au solder ring surface 33 of detector wafer 13 is sputter cleaned. The InPb surface of ring 18 of top cap wafer 14 is oxygen plasma cleaned. Wafers 13 and 14 of FIG. 6a are aligned in a bonding cassette using 0.002 inch spacers between the wafers. The aligned wafer pair is put in a vacuum press which is pumped to a good vacuum with a turbo pump. Wafers 13 and 14 are pressed together in FIG. 6b, with about 400 pounds of pressure. The temperature of the wafers is ramped up to 300 degrees C., which takes about one hour. Then wafers 13 and 14 are held at this achieved temperature and pressure for five minutes. Then wafers 13 and 14 are cooled down to room temperature, and the vacuum chamber is vented.” (Column 3 lines 56-67).</p>
	one or more pump-out	“Plasma etched vias 32 in FIG. 4i for the final etch are

5 6 7 8 9 10 11 12 13

	ports through the first wafer;	<p>patterned and cut with the use of a fifth mask.” (Column 2 line 68 to column 3 line 1).</p> <p>“Plasma etched pump-out port vias 11 are patterned and cut on layers 23b and 23a of the back of wafer 13 in FIG 4k. There is a KOH etch of the backside of wafer 13 through 90 percent of wafer 13 for port 11 in FIG 4l. Port 11 is completed with an etch through via 32 to the front of wafer 13 as shown in FIG 4m.” (Column 3 lines 6-11).</p>
	a recess in a first side of the first wafer and/or a first side of the second wafer;	A recess is shown cut into wafer 14 in Figures 5c-5f.
	the first wafer and the second wafer forming a chamber that includes the recess,	<p>“Cavity 16 is effected by a recess of about 125 microns into wafer 14 having a border 18.” (Column 2 lines 21-22).</p> <p>“Wafer 14 has a solder adhesion metal and solder ring 15 which matches detector wafer 13, a border 18 forming chamber 16 above detectors 17, and holes 35 through wafer 14 to access the wire bond pads on detector wafer 13.” (Column 3 lines 19-23).</p> <p>A chamber including the recess 16 is shown in Figures 6a-c.</p>
	with the pump-out port of the first wafer in fluid communication with the chamber; and	<p>“Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11.” (Column 2 lines 30-31). Fluid communication of the pump-out port of the first wafer with the chamber is also shown in Figure 6b.</p>
	one or more plugs for plugging the one or more pump out ports to seal the chamber.	<p>“Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby close ports 11 and seal chambers 16 closed with a vacuum in the chambers.” (Column 2 lines 31-34).</p> <p>“Twenty microns of InPb (50:50) 12 is deposited onto the backside of detector wafer 13 to plug port 11 in FIG 6c, to seal vacuum chamber 16 of wafer pair 13 and 14.” (Column 4 lines 9-12).</p>
55	A bonded wafer pair, comprising: a first wafer having a first side, with one or more bond pads on the first side;	As shown in Figure 4j and also discussed in the specification: “Five hundred angstroms of Cr, 2000 angstroms of Ni and 5000 angstroms of Au are deposited, patterned and lifted off for pad and solder frame metal 33 in FIG. 4j.” (Column 3 lines 1-4).
	a second wafer, with one or more bond-pad holes through the second wafer;	“Pattern and cut via 35 by plasma etching on outside layers 36a and 36b and recess 16 on inside layer 37b of Si.sub.3 N.sub.4 in FIG. 5b. The wafer 14 is then put in a fixture to allow etching of the outside surface 35 and 36b while protecting the inside 16 and 37b to KOH etch wafer 14 through hole 35 to 90 percent of the way through top cap wafer 14, as shown in FIG. 5c. Wafer 14 is removed from the etching fixture and hole 16 is cleared of remaining SiO <sub>2</sub> layer 37a in FIG. 5d by buffered oxide etch. Hole 35 is further etched through wafer 14 to layer

		37a to complete bond pad hole 35.” (Column 3 lines 29-39).
	the first side of the first wafer bonded to a first side of the second wafer with a sealing ring therebetween,	<p>“Wafers 13 and 14 are bonded together at solder seal ring 15.” (Column 2 lines 15-16).</p> <p>“To begin, the Au solder ring surface 33 of detector wafer 13 is sputter cleaned. The InPb surface of ring 18 of top cap wafer 14 is oxygen plasma cleaned. Wafers 13 and 14 of FIG. 6a are aligned in a bonding cassette using 0.002 inch spacers between the wafers. The aligned wafer pair is put in a vacuum press which is pumped to a good vacuum with a turbo pump. Wafers 13 and 14 are pressed together in FIG. 6b, with about 400 pounds of pressure. The temperature of the wafers is ramped up to 300 degrees C., which takes about one hour. Then wafers 13 and 14 are held at this achieved temperature and pressure for five minutes. Then wafers 13 and 14 are cooled down to room temperature, and the vacuum chamber is vented.” (Column 3 lines 56-67).</p>
H-692800-16-235	the first wafer and second wafer being aligned so that the bond-pad holes are in registration with the one or more bond pads on the first wafer; and	Figures 6a-6c show that the bond pad hole 35 is aligned with bond pad 33. Particularly, Figure 6a numbers more portions of the bond pads 33, and the bond pads 33 are clearly in registration with the bond pad hole 35, though the reference numerals on some of the bond pads 33 are not included in each of the Figures.
	the first wafer, the second wafer and the sealing ring forming a chamber.	<p>“Wafer 14 has a solder adhesion metal and solder ring 15 which matches detector wafer 13, a border 18 forming chamber 16 above detectors 17, and holes 35 through wafer 14 to access the wire bond pads on detector wafer 13.” (Column 3 lines 19-23).</p> <p>“A solder ring pattern is applied to the inside surface encircling recess 16, by using a laminated Riston process for lift-off. Five hundred angstroms of Ti, 2000 angstroms of Ni and 500 angstroms of Au of adhesion metals 39 are deposited in an E-beam evaporator. A five micron layer 40 of InPb (10:90) solder is deposited onto adhesion metals 39 in the thermal evaporator. The Riston mask is lifted off and the field SiO<sub>2</sub>.sub.2 in BOE etched off resulting in solder ring 18 in FIG. 5f.” (Column 3 lines 41-50).</p> <p>“Pattern and cut via 35 by plasma etching on outside layers 36a and 36b and recess 16 on inside layer 37b of Si<sub>3</sub>N<sub>4</sub> in FIG. 5b.” (Column 3 lines 29-31).</p> <p>“Wafer 14 is removed from the etching fixture and hole 16 is cleared of remaining SiO<sub>2</sub> layer 37a in FIG. 5d by buffered oxide etch.” (Column 3 lines 35-37).</p> <p>“Nitride and oxide mask layers 36a, 36b, 37a, and 37b are stripped from wafer 14.” (Column 3 lines 39-41).</p> <p>Having shown how the sealing ring may be formed for one</p>

embodiment, Figures 6a-6c show that the two wafers may be pressed together and the wafers 13, 14 and sealing ring 18 form a chamber 16.

Respectfully submitted,

R. Andrew Wood et al.

By their attorney,

Brian N. Tufte, Reg. No. 38,638  
CROMPTON, SEAGER & TUFTE, LLC  
331 Second Avenue South, Suite 895  
Minneapolis, Minnesota 55401-2246  
Telephone: (612) 677-9050  
Facsimile: (612) 359-9349

Date: December 3, 2001